



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/699,355	10/31/2003	Peter J. Zievers	ZIEVERS 3	5404

50525 7590 05/16/2006

DUFT BORNSSEN & FISHMAN, LLP
1526 SPRUCE STREET
SUITE 302
BOULDER, CO 80302

EXAMINER

PEIKARI, BEHZAD

ART UNIT PAPER NUMBER

2189

DATE MAILED: 05/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/699,355

Applicant(s)

ZIEVERS, PETER J.

Examiner

Leonid Kravets

Art Unit

2189

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 28 February 2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-18 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 28 February 2006 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☐ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____

DETAILED ACTION

Response to Amendment

1. Examiner acknowledges receipt of the amendment filed 28 February 2006. Careful consideration has been given the amended claims and corresponding remarks. Examiner notes that due to several issues with the independent claims as amended, a clear understanding could not be ascertained. Therefore, examiner believes the prior art as cited still reads on the given claims. Accordingly, the action has been marked as **FINAL**.

Drawings

2. The replacement drawings are approved by examiner.

Claim Objections

3. Claims 1 and 2 are objected to because the limitation "defines and interface" should be "defines an interface"

Claim Rejections - 35 USC § 112

4. The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

5. Claims 1-18 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement.

Claims 1, 2 and 17 contain subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention. It is not apparent in the specification what is meant by "defines an interface".

The dependent claims are objected to based on their dependencies on the rejected independent claims

6. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

7. Claims 1-18 are rejected under 35 U.S.C. 112, second paragraph, as failing to comply with the written description requirement.

As per claims 1, 2 and 17, it is not clear if the claim language of "said access flow regulator defines an interface between" sets forth that the access flow indicator is an interface between the router and memory management system, or configured an interface between said router and the memory management system.

The dependent claims are objected to based on their dependencies on the rejected independent claims

Double Patenting

8. Examiner acknowledges receipt of the terminal disclaimer in amendment filed 28 February 2006.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

2. Claims 1-4 and 17 rejected under 35 U.S.C. 102(e) as being anticipated by Ferguson.

3. As per claim 1, Ferguson discloses a method of operating a memory management system for processing data files (Col 41, Lines 43-48), said system comprising an access flow regulator (Col 41, Lines 31-35), a plurality of high speed low storage capacity memories [Ferguson describes queues implemented on a per-port basis, thus each port has its own queue and memory (Col 41, Lines 42-46)] and a lower

speed high storage capacity bulk memory (Fig 3, Ref 319), said high speed memories have a first data rate, said bulk memory has a second data rate substantially lower than said first data rate, said method comprises the steps of:

operating said access flow regulator for generating requests for the reading and writing of said memories (Col 41, Lines 31-35);

initiating the writing of a data file by transmitting a write request from said access flow regulator to one of said high speed memories, said data file has a first portion and an excess portion [Note data file is the cells as a linked-list in the case of Ferguson (Col 41, Lines 31-35)];

writing said first part and said excess portion of said data file into said one high speed memory (Col 41, Lines 31-35); and

transferring said excess portion of said data file from said one high speed memory to said bulk memory while leaving said first portion of said data file in said one high speed memory (Col 41, Lines 57-60).

4. As per claim 2, Ferguson discloses a method of operating a memory management system for processing data files (Col 41, Lines 43-48), said system comprising an access flow regulator (Col 41, Lines 31-35), a plurality of high speed low storage capacity memories [Ferguson describes queues implemented on a per-port basis, thus each port has its own queue and memory (Col 41, Lines 42-46)] and a lower speed high storage capacity bulk memory (Fig 3, Ref 319), said high speed memories

Art Unit: 2189

have a first data rate, said bulk memory has a second data rate substantially lower than said first data rate, said method comprises the steps of:

operating said access flow regulator for generating requests for the reading and writing of said memories (Col 41, Lines 31-35);

initiating the reading of a data file by transmitting a write request from said access flow regulator to one of said high speed memories, said data file has a first portion and an excess portion (Col 43, Lines 20-21);

transmitting a read request for a data file from said access flow regulator to a one high speed memory storing a first part of said data file (Col 43, Lines 28-30);

reading said first portion of said data file from said one high speed memory (Col 43, Lines 20-21);

transferring said excess portion of said data file from said bulk memory to said one high speed memory [it is inherent that once a head buffer is read, a new buffer will replace it given that the head buffer is the top of the queue];

reading out said excess portion of said data file from said one high speed memory [The intermediate buffer is now the head buffer, thus the method repeats (Col 43, Lines 20-21)]; and

transmitting said first part and said excess portion said data file to said access flow regulator [Buffer of Ferguson is within the multi-function multi-port along with the output request processor making the read requests, thus they are one unit (Col 44, Lines 8-10)].

5. As per claim 3, Ferguson discloses the method of claim 1 further including the step of operating said system to concurrently processes data files for a plurality of requests from said access flow regulator [Output switch communicates directly with each output request processor, thus these units are considered one access flow regulator. The output switch transmits to the output request processors of each multi-function multiport (Col 41, Lines 9-11)].

6. As per claim 4, Ferguson discloses the method of claim 1 further including the step of operating said system to concurrently process a plurality of data files stored in different ones of said high speed memories [the linked list queues in each multi-function multiport are independent and thus are processed in different high speed memories (Col 41, Lines 20-26)].

7. As per claim 17, please see rejections of claims 1 and 2 above. Claim 17 is a combination of these two claims.

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

Art Unit: 2189

9. The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

10. Claims 5-6, 13, 16 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ferguson as applied to claim 1 above, and further in view of Brigati (US Patent 6,279,068).

As per claim 5, Ferguson discloses the method of claim 1 wherein said system further comprises a plurality of state controllers each of which is individual to one of said high speed memories (Fig 3, Ref 306), said system further comprises an access bus connecting said access flow regulator with said state controllers (Fig 3, Ref 102).

Ferguson does not disclose the method wherein said step of transmitting a read request includes the steps of:

operating said access flow regulator to select an idle high speed memory that is to receive said write request;

transmitting said write request from said access flow regulator over said request bus to the state controller individual to said selected high speed memory; and

operating said state controller to extend said write request to the high speed memory.

Brigati and Ferguson further disclose the method wherein said step of transmitting a read request includes the steps of:

operating said access flow regulator to select an idle high speed memory that is to receive said write request (Brigati, Col 2, Lines 24-27; Col 3, Lines 4-8);

transmitting said write request from said access flow regulator over said request bus to the state controller individual to said selected high speed memory [The access flow regulator must transmit to the state controller individual to said selected high speed memory, as in the system of Ferguson only output switch 102 connects each multi-function multipoint to the output switch (Fig 3, Ref 102)]; and

Ferguson further discloses operating said state controller to extend said write request to the high speed memory (Col 41, Lines 31-35).

As per claim 6, Ferguson and Brigati disclose the method of claim 5 wherein said step of operating said state controller to transmit said write request includes the steps of:

determining the present occupancy level of said selected high speed memory (Ferguson, Col 42, Lines 22-24);

transmitting said request to said selected high speed memory if said present occupancy is not exceeded (Ferguson, Col 42, Lines 19-22); and

requesting a signalwise connection of said access flow regulator to said bulk memory if said present occupancy level of said selected high speed memory

Art Unit: 2189

is exceeded [Since when the occupancy level is exceeded, most cells are stored in bulk memory, a connection to bulk memory must be made to read data that has been moved into this memory from the high speed queue (Ferguson, Col 42, Lines 22-24)].

As per claim 13, Ferguson and Brigati disclose the method of claim 5 wherein said step of operating said state controllers includes the further steps of:

determining whether said bulk memory is idle when a transfer is requested;

extending said data file to said bulk memory if said bulk memory idle; and

buffering said transfer request if said bulk memory is busy.

[It would have been obvious to one of ordinary skill in the art to transfer a buffer to bulk memory if the bulk memory is idle or to buffer the transfer if it is busy for later transfer].

As per claim 16, Ferguson discloses the method of claim 1. Brigati discloses the method comprising the further steps of:

generating a signal unique to each said high speed memory indicating the busy/idle state of each said high speed memory (Paragraph 17);

extending each generated signal to said access flow regulator [The signal must be extended to the access flow regulator for it to be able to make decisions on where to send the data];

operating said access flow regulator to receive requests for the writing or reading of files by said memories (Ferguson, Col 41, Lines 9-11) ;

operating said access flow regulator in response to the receipt of said request to read said busy/idle signals [Brigati discloses using the selection signal to select an idle memory, in the system of Ferguson, this task would be performed by the output processor (Brigati, Paragraph 17)];

operating said access flow regulator in response to said reading to identify an idle one of said memories [In the system of Brigati, the idle memory is the one which is not being written and thus can be selected from the selection signals (Brigati, Paragraph 17)]; and

operating said access flow regulator for extending a request for the reading and writing of a data file to said idle one high speed memory [Brigati discloses extending a read/write request to the idle memory (Paragraph 11)].

As per claim 18, please see rejection of claims 16 and 17. Claim 18 is a combination of these two claims.

With regard to claims 5-6, 13, 16 and 18, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the selection of idle memory of Brigati into the system of Ferguson, since Ferguson and Brigati form the same field of endeavor, namely data transfer between memories and this would allow for reads and writes to not have to wait for a busy memory to become idle (Brigati, Paragraph 11).

11. Claims 9 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ferguson as applied to claim 2 above, and further in view of Milway (US Patent 6,470,428).

As per claim 9, Ferguson discloses the method of claim 2.

Ferguson and Milway further disclose the method wherein said step of transferring said data file from said bulk memory includes the steps of:

reading out files from said bulk memory to said high speed memories in a burst mode at a data rate substantially equal to the data rate of said high speed memories (Milway, Col 1, Lines 59-64);

storing said read out files in said high speed memories (Ferguson, Col 42, Lines 9-11); and

reading out said data file from said high speed memory for transfer to said access flow regulator [Buffer of Ferguson is within the multi-function multi-port along with the output request processor making the read requests, thus they are one unit (Ferguson, Col 44, Lines 8-10)].

As per claim 12, Ferguson and Milway disclose the method of claim 5 wherein said step of operating said state controllers includes the further steps of:

controlling the transfer of a data file from said high speed memory to said bulk memory [Milway discloses using burst transfers, while Ferguson discloses transferring cells from the head-tail buffer to the notification area (Milway Col 1, Lines 59-64);

Art Unit: 2189

Ferguson Col 42, Lines 22-24). While the system of Milway transfers data in bursts from memory to cache, a person of ordinary skill in the art would understand that the opposite transfer would serve the same purpose of speeding up memory transfers]; and controlling the transfer of a data file from said bulk memory to said high speed memories (Ferguson, Col 42, Lines 6-11).

With regard to claims 9 and 12, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the burst transfer of Milway into the system of Ferguson, since Ferguson and Milway form the same field of endeavor, namely multi tiered memory hierarchies and this would allow for faster transfer of data between the storage and memory by transferring several data units at once (Milway, Col 1, Lines 61 63).

12. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ferguson in view of Brigati as applied to claim 5 above, and further in view of Klikki (US Patent 6,868,061).

As per claim 11, Ferguson and Brigati disclose the method of claim 5, wherein said step of operating said state controller includes the further steps of:

processing each received request to determine the present occupancy level of said high speed memory (Col 6, Lines 51-54);

extending said request to said high speed memories if said present occupancy level is not exceeded (Col 7, Lines 49-53); and

buffering said request in said access flow regulator if said present occupancy level is exceeded [The system of Klikki discards cells once the occupancy level threshold is exceeded, however, one of ordinary skill in the art would understand that instituting a buffer for these cells would allow for less dropped packets and thus better network reliability (Col 7, Lines 45-49)].

It would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the occupancy level of Klikki into the system of Ferguson and Brigati, since Ferguson, Brigati and Klikki form the same field of endeavor, namely packet routing and this would allow for more even usage of memory buffers.

13. Claims 7-8 and 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ferguson in view of Brigati as applied to claim 5 above, and further in view of Lee et al. (US PG Pub 2004/0205305).

As per claim 7, Ferguson and Brigati disclose the method of claim 5. They do not disclose the method wherein said system further includes a multiplexer, and an access bus connecting said state controllers with said multiplexer.

Lee discloses such a multiplexer (Fig 1, Ref 54), and an access bus connecting memories to a multiplexer (Fig 1, Ref 50). The system of Lee further includes a bus connecting said multiplexer with said bulk memory; said method includes the further steps of:

transmitting a request to said multiplexer for the transfer of data files from said state controllers to said bulk memory [In the system of Lee, FIFOs request transfer of data files to a bulk memory (Fig 1). The system of Ferguson and Brigati would use such a multiplexer to create one bulk memory for all the multi-function multiports and to transfer cells from the head-tail queues to a common notification memory];

determining which one of a plurality of requesting state controllers is to be granted access to said bulk memory [A multiplexer selects one input from several possible inputs to output (Fig 1, Ref 54)];

connecting signalwise said one requesting state controller to said bulk memory [A multiplexer selects one input from several possible inputs to output, thus connecting the FIFO of Lee to the memory]; and

controlling the operation of said bulk memory in the transfer of data from said selected high speed memory to said bulk memory [Multiplexer can connect or disconnect any memory, thus it controls the operation of the bulk memory in the transfer of data].

As per claim 8, Ferguson Brigati and Lee disclose the method of claim 7 including the further step of applying said data file from said high speed memory and

said state controller via said multiplexer and said bus to said bulk memory [The system of Ferguson and Brigati transfers cells from the head-tail queue to the memory. In the system of Ferguson, Brigati and Lee, the addition of a multiplexer allows to apply the data file from head-tail queue to a central bulk memory (Lee, Fig 1; Ferguson, Col 42, Lines 22-24)].

As per claim 14, Ferguson discloses the method of claim 7 wherein said step of operating said multiplexer includes the further steps of:

determining which one of a plurality of requesting high speed memories is to be granted access to said bulk memory [A multiplexer selects one input from several possible inputs to output (Fig 1, Ref 54)];

granting the request to one of said high speed memories [Granting the request is interpreted as connecting the high-speed memory to the bulk memory, an operation the multiplexer is meant to perform]; and

buffering the requests of all but said one high speed memories [Though Lee does not expressly disclose a buffer in the multiplexer, one of ordinary skill in the art would have found it obvious to add such a buffer to the multiplexer in order to free the high speed memories from waiting to transfer to the bulk memory, thus allowing them to perform other such as storing new cells in the head-tail queue of Ferguson].

As per claim 15, Ferguson discloses the method of claim 7 wherein said step of operating said multiplexer includes the further steps of:

determining the identity to the one of said high speed memories to which a data file is to be directed by said multiplexer [A multiplexer must select one of the possible outputs to transfer to, thus it identifies an output]; and

controlling the transfer of said data file from said bulk memory to said identified high speed memory [The task of a multiplexer is to connect an input to an output, thus the multiplexer controls the transfer by connecting or disconnecting the input and the output]

With regard to claims 7-8 and 14-15, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate the multiplexer of Lee into the system of Ferguson and Brigati, since Ferguson, Brigati and Lee form the same field of endeavor, namely data transfer between memories and this would allow for sharing of a bulk memory between the high-speed memory, providing a cost savings in the system.

Conclusion

1. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).


A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Leonid Kravets whose telephone number is 571-272-2706. The examiner can normally be reached on Mon-Fri 8-430.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald Bragdon can be reached on 571-272-4204. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).


Leonid Kravets
Patent Examiner
Art Unit 2189


REGINALD G. BRAGDON
PRIMARY EXAMINER

May 12, 2006